System Verilog, Design Verification, Functional Verification, Environment Development, Uvm, Test Plan Generation

C++, Design Verification Architecture, CPU Verification, SoC Verification, systemverilog, Uvm, RTL Simulation, formal verification, ISA Verification, AMBA Protocols

System Design, Design Verification