System Verilog, Gate Level Simulations, formal verification, Design Verification, Uvm