System Verilog, Design Verification, Functional Verification, Environment Development, Uvm, Test Plan Generation

Debugging, Test Planning, Simulation, systemverilog, Uvm, IP verification, Testbench development, Verification architecture, Mentoring

testbench development, UVM methodology, test plan reviews, debugging complex IP designs, systemverilog