Verilog, System Verilog, DDR memory protocols, SV, HBM, Functional Verification, LPDDR, Uvm

System Verilog, Design Verification, Functional Verification, Environment Development, Uvm, Test Plan Generation

Debugging, Test Planning, Simulation, systemverilog, Uvm, IP verification, Testbench development, Verification architecture, Mentoring