System Verilog, Gate Level Simulations, formal verification, Design Verification, Uvm

Tcl, Verilog, Unix Shell, Python, Perl, Assembly Language, SVA, Uvm, Digital Design, systemverilog, Design Verification, EDA simulation, functional coverage, C Language