C, System Verilog, Python, low power design, Synthesis constraint generation, Digital architecture, Debugging verification test cases, Embedded uC Designs, Synthesis, Dft, power management, Scripting of design automation, Behavioral coding, Digital RTL, Timing Analysis

Digital Design, Rtl Design, Hardware Architecture, Synthesis, Timing Analysis, SDC, low power design, power islands