Verilog, System Verilog, DDR memory protocols, SV, HBM, Functional Verification, LPDDR, Uvm

Computer Architecture, Digital Design, Rtl Design, systemverilog, Micro-architecture, SERDES, low power design, Synthesis

System Verilog, Design Verification, Functional Verification, Environment Development, Uvm, Test Plan Generation