C, System Verilog, Python, low power design, Synthesis constraint generation, Digital architecture, Debugging verification test cases, Embedded uC Designs, Synthesis, Dft, power management, Scripting of design automation, Behavioral coding, Digital RTL, Timing Analysis

Debugging, Test Planning, Simulation, systemverilog, Uvm, IP verification, Testbench development, Verification architecture, Mentoring