UNIX, Verilog, System Verilog, Debugging, Windows, Automated flows for generating RTL, Digital IP development

analog layout techniques, circuit architectures, power management ICs, ESD latch-up, simulation methodologies, analog circuit design fundamentals, analog IP development, transistor-level analog IC design, chip-level reliability considerations