static timing analysis, Perl, Python, EDA tools for synthesis, LINT, cdc, digital design principles, verification methodologies, RTL design using Verilog, clocking resets, Simulation, Timing Analysis, RTL quality tools such as Spyglass, RDC, VHDL, low-power design techniques

DAST, Iso 27001, AWS, Veracode, CSPM, DevSecOps, Iam, Kubernetes, OPA, NIST AI RMF, SBOM, Kyverno, AIBOM, Dependency-Track, SAST, AppSec, ISO 42001, Rego, IaC policy-as-code, Checkov, Snyk, Interlynk, SCA, CodeQL, SOC 2 Type II, Semgrep, Anchore

Dynamodb, Databricks, Sql, Apache Airflow, CDK, AWS Glue, Apache Spark, Kinesis, Postgres, Kafka, MLops, AWS, Cassandra, Nosql, Python, Terraform, MongoDB, MLflow, Flink