Search Jobs
Search by job, company or skills
Search by job, company or skills
Showing 3 jobs
Skills:
Timing Analysis, Logic Synthesis, Verilog Coding, Digital IC design methodologies, ASIC design flows
Skills:
static timing analysis, Python, Perl, LINT, digital IC ASIC design, RTL quality tools such as Spyglass, cdc, RTL design using Verilog, VHDL, EDA tools for synthesis, RDC, low-power design techniques, Simulation
Skills:
Verilog Coding, Logic Synthesis, Digital IC design methodologies, Timing Analysis, ASIC design flows
