Search Jobs
Search by job, company or skills
Search by job, company or skills
Showing 3 jobs
Skills:
Vcs, System Verilog, ATE patterns, JTAG protocols, Logic Equivalency checking, ATPG, Post-silicon validation, Scan and BIST architectures, Gate level simulation debugging
Skills:
boundary scan , Vcs, System Verilog, Memory BIST, JTAG protocols, ATPG, Logic Equivalency checking, Gate level simulation debugging, Scan and BIST architectures
Skills:
boundary scan , Vcs, Tcl, System Verilog, Python, Perl, Tessent tool sets, TestMax, Logic Equivalency checking, EDA Tools, ATPG, Scan and BIST architectures, primetime, Gate level simulation debugging, Jtag protocols, memory BIST, TetraMax
