
Search by job, company or skills
Showing 10 jobs
Skills:
Machine Learning, Eda, Automation, Shell, Perl, Python, Tcl, CAD, Ai, RTL-to-GDSII flows, Physical Design, EDA Tools, Silicon Engineering
Skills:
Synopsys, MBIST, physical design flows, Synthesis, test-mode integration, ATPG, DFT ATPG tools, cdc, Dft, Rtl Design, Scan Insertion, Cadence
Skills:
Process Development, Strategic Thinking, Negotiation, Custom Synthesis, Contract Manufacturing, Market Intelligence, Stakeholder Management, Business Development
Skills:
SDWAN, Cisco Aci, Solarwinds, Gcp, Perl, Cisco Ise, Ipsec Vpn, Python, AWS, Sdn, Cisco SDA networks, Cisco firewalls, SD-LAN, Cisco DNAC suite, cloud solutions deployment and support, Cisco Wi-Fi, 1000Eyes, network analysis tools
Skills:
Fpga, Perl, Python, low power verification, Uvm, systemverilog, AMBA bus protocols, Baremetal processor environments, RTL development environments, transaction level modelling, test bench infrastructure, verification platforms, formal verification methods, emulation platforms
Skills:
Noc, Verilog, Soc Architecture, Sta, LINT, cdc, high-speed interfaces, CHI, IP integration, Rtl Design, Digital ASIC design, RDC, power management, CPU GPU SoC IP design, Synthesis, memory subsystem, silicon debug, Emulation, FPGA prototyping, systemverilog, SoC-level integration, Axi, AMBA, ASIC design flows, RTL quality checks, low-power design concepts
Skills:
.NET, Maven, PowerShell, Artifactory, Ibm Rational Clearcase, Npm, Git, Msbuild, Perl, Azure DevOps Server, Python, TFVC, Azure Artifacts, medmake, NuGet, omake, CI CD pipelines
Skills:
Perl, Python, Tcl, SoC DFT architecture and design
Skills:
static timing analysis, Debugging, Octave, MATLAB, Logic Design, Shell, Verilog, Python, Tcl, place-and-route, Configuration Version control tools like SVN, RTL design in VHDL, XSIM, Xilinx tools for synthesis and implementation, Synthesis, Hardware Design, Zynq SoC, Zynq UltraScale plus, constraint management, Modelsim
Skills:
smartsheet , JIRA, Confluence, Silicon Validation, STA Signoff, VLSI SoC chip design lifecycle, Physical Design, Rtl Design, Microsoft Project, Program Management, Design Verification, Dft
