Block level and Top-level physical implementation, Place and Route processes, Physical Design, Synthesis for high-speed designs

Block level and Top-level physical implementation, Place and Route processes, Synthesis for high-speed designs, Physical Verification, Physical Design for complex Chiplets, Unix/Linux environment