
Search by job, company or skills
Cadence is a pivotal leader in electronic design, building upon more than 30 years of computational software expertise. The company applies its underlying Intelligent System Design strategy to deliver software, hardware and IP that turn design concepts into reality. Cadence customers are the world's most innovative companies, delivering extraordinary electronic products from chips to boards to systems for the most dynamic market applications including consumer, hyperscale computing, 5G communications, automotive, aerospace industrial and health.
The Cadence Advantage
Job Summary
In this job, you will be responsible for development of Formal Verification IPs in form of a Verilog design model and System Verilog Assertions for industry standard bus protocols.
This role offers front row access to the cutting-edge innovation happening in Formal Verification and an opportunity to master a variety of protocols.
Job Responsibilities :
This Job involves development of the Assertion Based Verification IPs.
Qualifications
Experience and Technical Skills required
Behavioral skills required
Job ID: 148314273
Skills:
composer , bigtable , Java, Github, BigQuery, Apis, Apache Spark, Elk Stack, Kafka, Microservices, Dataproc, Distributed Systems, Python, Kubernetes, Agentic AI tools, Pubsub, GitHub Actions, GCS, Event-driven architectures
Skills:
Apis, Sql, Data Lineage, Metadata Management, Devops, Presto, AWS, Oracle, Data Quality, Python, Data Governance, Informatica, Azure, Gcp, Data Modeling, Data Lake Architectures, Data Virtualization, Starburst, Trino
Skills:
Java, Golang, Node.js, Sql, Redis, Nosql, Docker, Elasticsearch, MongoDB, Python, Kubernetes, AWS
Skills:
Git, Vue.JS, CSS, PostgreSQL, Scss, AWS Athena, Rest Apis, Ruby, Jira, HTML, Python
Skills:
Verilog, Python, Tcl, Rtl Design, verification environment, synthesis concepts, EDA Tools, design verification methodology, System Verilog Assertions
We don’t charge any money for job offers