Debugging, Clp, Silicon Validation, Dft, Scan Insertion, ATPG, Rtl Design, Timing Closure, LEC, IEEE 1500

testbench development, UVM methodology, test plan reviews, debugging complex IP designs, systemverilog