Search by job, company or skills

HCL TechBee

Design Verification Engineer

Save
  • Posted 15 hours ago
  • Be among the first 10 applicants
Early Applicant

Job Description

Job Description:

We are seeking skilled Design Verification (DV) Engineers with 7+ years of experience to validate complex ASIC/SoC/IP designs. The role involves developing scalable verification environments, creating test plans, and ensuring functional correctness through advanced verification methodologies such as UVM.

You will work closely with design, architecture, and physical design teams to deliver first-time-right silicon.

Job Locations: Bengaluru / Chennai / Hyderabad

Key Responsibilities

  • Develop directed and constrained-random testcases
  • Debug failures and root-cause issues across RTL, testbench, and tools
  • RTL as well as Gate level simulations
  • Automate regression flows and improve verification productivity

Required Skills & Qualifications

Technical Skills

  • Good knowledge of SystemVerilog
  • Hands-on experience with UVM (Universal Verification Methodology)
  • Experience with EDA tools (e.g., VCS, Verdi)
  • Experience in debugging RTL and gate level simulation issues
  • Good knowledge of PCIe protocol

Programming/Scripting

Proficiency in Python/Perl/Shell scripting for automation

Education

B.Tech / M.Tech in Electronics / Electrical / Computer Engineering or equivalent

More Info

Job Type:
Industry:
Function:
Employment Type:

About Company

Job ID: 149213081

Similar Jobs

Bengaluru, India

Skills:

bandwidth management Machine LearningArtificial IntelligenceMicroprocessor Coresindustry-standard simulatorsSpecman Ehierarchical memory subsystemsDebugIP subsystem SoCsregression systemscongestion controlAI ML acceleratorssystemverilogvector processing unitsdigital systemsrevision control systemsfull verification life cycleconstrained-random verification environmentspacket processingVerification

Bengaluru, India

Skills:

IP SoC verificationASIC-SoC design verificationsystemverilog

Bengaluru, India

Skills:

FpgaPerlPythonobject-oriented programmingRTLtest plan developmentUvmemulation platformssystemverilogautomation scripts

Bengaluru, India

Skills:

PerlVerilogSystem VerilogPythonTclMentor QuestaCadence XceliumCHIAceSynopsys VCSAxiAMBAVHDLRISC-V instruction set architectureAPBUVM-based testbenches

Bengaluru, India

Skills:

ShellPerlPythonTclAssertions SVAUVM methodologyDebugging RTL verification issuesCoverage-driven verificationsystemverilogFunctional Verification