Search by job, company or skills

Globex Digital Corp

Senior Physical Design Engineer

Save
  • Posted 2 months ago
  • Be among the first 10 applicants
Early Applicant

Job Description

Experience - 7+years

Location - Pan India

NP - Immediate to 60 Days

JD Physical Design -

  • In-depth knowledge and hands-on experience on Netlist2GDSII Implementation i.e. Floor planning, Placement, CTS, Routing, STA, Power Integrity Analysis, Physical Verification.
  • Should have experience on Physical Design Methodologies and sub-micron technology of 28nm and lower technology nodes.
  • Should have experience on programming in Tcl/Tk/Perl.
  • Must have hands-on experience on Synopsys/Cadence tools. (Innovus, ICC2, Primetime, PT-PX, Calibre).
  • Well versed with timing constraints, STA and timing closure.
  • Inspirational leadership style, good communication skills, and ability to work in a global environmentIn-depth knowledge and hands-on experience on Netlist2GDSII Implementation i.e. Floor planning, Placement, CTS, Routing, STA, Power Integrity Analysis, Physical Verification
  • Should have experience on Physical Design Methodologies and sub-micron technology of 28nm and lower technology nodes.
  • Should have experience on programming in Tcl/Tk/Perl · Well versed with timing constraints, STA and timing closure.
  • Inspirational leadership style, good communication skills, and ability to work in a global environment.

More Info

Job Type:
Industry:
Employment Type:

About Company

Job ID: 145164405

Similar Jobs

Bengaluru, India

Skills:

redhawk TclRoutingPythonPerlMulti-voltage domainsFoundry PDKsUPFTiming ClosureSignoffCadence InnovusPower gatingfloorplanningprimetimeTempusSynopsys ICC2CPFVoltusPlacementPhysical DesignSamsungLow-power design techniques

Bengaluru, India

Skills:

DebuggingLogic DesignStaCircuit DesignPhysical VerificationPNRPhysical DesignEDA ToolsOptimizationRtl Design

Bengaluru, India

Skills:

redhawk PerlPythonTclEMIR sign-off flowsVoltuselectromigration analysisTotemchip-package co-simulationEMIR sign-off methodologychip-package co-designPDN planningPDN architecture planning

Bengaluru, India

Skills:

physical verification using ICVInnovusVLSI Physical Design flowsFusion CompilerSynopsys Cadence Physical Design tools

Bengaluru, India

Skills:

TclRoutingPerlNetlist2GDSII ImplementationPower Integrity AnalysisprimetimeFloor PlanningPhysical VerificationCadence ToolsCalibreCTSInnovusStaICC2Physical Design MethodologiesTkPlacementPT-PXsub-micron technology